summaryrefslogtreecommitdiff
path: root/libc/sysdeps/linux/arm/__longjmp.S
AgeCommit message (Collapse)Author
2014-06-12arm: move check for BX to its own headerYann E. MORIN
As Will noticed, the header this check is currently done in is asm-only, and is not meant to be included from C code. This breaks compilation when compiled for a Thumb2-aware CPU. Move the BX check to its own header, and revert 7a246fd. Reported-by: Will Newton <will.newton@gmail.com> Signed-off-by: Yann E. MORIN <yann.morin.1998@free.fr> Cc: Will Newton <will.newton@gmail.com> Signed-off-by: Bernhard Reutner-Fischer <rep.dot.nop@gmail.com>
2012-11-18Replace FSF snail mail address with URLsMike Frysinger
This matches a similar change made to glibc. No functional changes here. Signed-off-by: Mike Frysinger <vapier@gentoo.org>
2012-06-15make use of jmpbuf-offsets.h and jmpbuf-unwind.hPeter S. Mazinger
Signed-off-by: Peter S. Mazinger <ps.m@gmx.net> Signed-off-by: Bernhard Reutner-Fischer <rep.dot.nop@gmail.com>
2008-03-26Paul Brook writes:Bernhard Reutner-Fischer
The attached patch adds support for compiling arm uClibc as pure Thumb code. This is needed because some recent ARM codes do not implement traditional ARM mode. Specifically: * Cortex-M1 - An extremely minimal FPGA based core that only implements Thumb-1 (aka ARMv6-M). * Cortex-M3 - A Thumb-2 only ARMv7-M core. Most of uClibc already builds in Thumb mode, all that is left are a handful of assembly bits. Tested on arm-uclinuxeabi.
2006-08-31Fix from Joseph Myers: Save and restore iWMMXt registers in ARM setjmp/longjmpKhem Raj
2006-02-11Joseph S. Myers writes:Mike Frysinger
This patch fixes some of the ARM EABI code to be interworking-safe, using bx where appropriate. (This code went in around the same time as the Thumb patches, hence not being fixed by those patches.)
2006-01-31John Bowler writes in Bug 385:Mike Frysinger
The patch fixes up the .align directives to '2' (i.e. a multiple of 4) not '4' (a multiple of 16 - apparently an error since it seems to be unnecessary, there is no advantage here in cache line alignment). this is an arm "feature" ... the value given to .align is not in bytes: .align 4 in arm means .align 2 ^ 4
2006-01-29Patch by Joseph S. Myers to add support for ARM EABIMike Frysinger
2006-01-14hidden_def/hidden_proto: convert all users (I hope) termios split, add some ↵Peter S. Mazinger
missing headers, other jump relocs removed
2005-11-10add support for cirrus maverick fpu using patch for glibc ↵Mike Frysinger
http://yann.poupet.free.fr/ep93xx/
2005-06-11touchup syntax for no real good reason ;)Mike Frysinger
2003-02-23Fix FP handling alignment problems on ARM platforms without an FPU,David McCullough
patch from Vadim Lebedev <vadim@7chips.com>.
2002-11-06Update soft-float handlingEric Andersen
2002-09-10Don't run floating point opcodes when code is compiled -msoft-floatEric Andersen
-Erik
2002-01-31Fixup setjmp and longjmp so they behave themselves properly nowEric Andersen
on both x86 and arm... -Erik