summaryrefslogtreecommitdiff
path: root/target/linux/patches/5.10.30/mipsr6.patch
diff options
context:
space:
mode:
Diffstat (limited to 'target/linux/patches/5.10.30/mipsr6.patch')
-rw-r--r--target/linux/patches/5.10.30/mipsr6.patch113
1 files changed, 113 insertions, 0 deletions
diff --git a/target/linux/patches/5.10.30/mipsr6.patch b/target/linux/patches/5.10.30/mipsr6.patch
new file mode 100644
index 000000000..b8574797e
--- /dev/null
+++ b/target/linux/patches/5.10.30/mipsr6.patch
@@ -0,0 +1,113 @@
+diff -Nur linux-5.10.17.orig/arch/mips/include/asm/vdso/gettimeofday.h linux-5.10.17/arch/mips/include/asm/vdso/gettimeofday.h
+--- linux-5.10.17.orig/arch/mips/include/asm/vdso/gettimeofday.h 2021-02-17 11:02:30.000000000 +0100
++++ linux-5.10.17/arch/mips/include/asm/vdso/gettimeofday.h 2021-04-09 15:24:43.613709753 +0200
+@@ -30,12 +30,21 @@
+ register long nr asm("v0") = __NR_gettimeofday;
+ register long error asm("a3");
+
++#if MIPS_ISA_REV >= 6
++ asm volatile(
++ " syscall\n"
++ : "=r" (ret), "=r" (error)
++ : "r" (tv), "r" (tz), "r" (nr)
++ : "$1", "$3", "$8", "$9", "$10", "$11", "$12", "$13",
++ "$14", "$15", "$24", "$25", "memory");
++#else
+ asm volatile(
+ " syscall\n"
+ : "=r" (ret), "=r" (error)
+ : "r" (tv), "r" (tz), "r" (nr)
+ : "$1", "$3", "$8", "$9", "$10", "$11", "$12", "$13",
+ "$14", "$15", "$24", "$25", "hi", "lo", "memory");
++#endif
+
+ return error ? -ret : ret;
+ }
+@@ -54,12 +63,21 @@
+ #endif
+ register long error asm("a3");
+
++#if MIPS_ISA_REV >= 6
++ asm volatile(
++ " syscall\n"
++ : "=r" (ret), "=r" (error)
++ : "r" (clkid), "r" (ts), "r" (nr)
++ : "$1", "$3", "$8", "$9", "$10", "$11", "$12", "$13",
++ "$14", "$15", "$24", "$25", "memory");
++#else
+ asm volatile(
+ " syscall\n"
+ : "=r" (ret), "=r" (error)
+ : "r" (clkid), "r" (ts), "r" (nr)
+ : "$1", "$3", "$8", "$9", "$10", "$11", "$12", "$13",
+ "$14", "$15", "$24", "$25", "hi", "lo", "memory");
++#endif
+
+ return error ? -ret : ret;
+ }
+@@ -78,12 +96,21 @@
+ #endif
+ register long error asm("a3");
+
++#if MIPS_ISA_REV >= 6
++ asm volatile(
++ " syscall\n"
++ : "=r" (ret), "=r" (error)
++ : "r" (clkid), "r" (ts), "r" (nr)
++ : "$1", "$3", "$8", "$9", "$10", "$11", "$12", "$13",
++ "$14", "$15", "$24", "$25", "memory");
++#else
+ asm volatile(
+ " syscall\n"
+ : "=r" (ret), "=r" (error)
+ : "r" (clkid), "r" (ts), "r" (nr)
+ : "$1", "$3", "$8", "$9", "$10", "$11", "$12", "$13",
+ "$14", "$15", "$24", "$25", "hi", "lo", "memory");
++#endif
+
+ return error ? -ret : ret;
+ }
+@@ -100,12 +127,21 @@
+ register long nr asm("v0") = __NR_clock_gettime;
+ register long error asm("a3");
+
++#if MIPS_ISA_REV >= 6
++ asm volatile(
++ " syscall\n"
++ : "=r" (ret), "=r" (error)
++ : "r" (clkid), "r" (ts), "r" (nr)
++ : "$1", "$3", "$8", "$9", "$10", "$11", "$12", "$13",
++ "$14", "$15", "$24", "$25", "memory");
++#else
+ asm volatile(
+ " syscall\n"
+ : "=r" (ret), "=r" (error)
+ : "r" (clkid), "r" (ts), "r" (nr)
+ : "$1", "$3", "$8", "$9", "$10", "$11", "$12", "$13",
+ "$14", "$15", "$24", "$25", "hi", "lo", "memory");
++#endif
+
+ return error ? -ret : ret;
+ }
+@@ -120,12 +156,21 @@
+ register long nr asm("v0") = __NR_clock_getres;
+ register long error asm("a3");
+
++#if MIPS_ISA_REV >= 6
++ asm volatile(
++ " syscall\n"
++ : "=r" (ret), "=r" (error)
++ : "r" (clkid), "r" (ts), "r" (nr)
++ : "$1", "$3", "$8", "$9", "$10", "$11", "$12", "$13",
++ "$14", "$15", "$24", "$25", "memory");
++#else
+ asm volatile(
+ " syscall\n"
+ : "=r" (ret), "=r" (error)
+ : "r" (clkid), "r" (ts), "r" (nr)
+ : "$1", "$3", "$8", "$9", "$10", "$11", "$12", "$13",
+ "$14", "$15", "$24", "$25", "hi", "lo", "memory");
++#endif
+
+ return error ? -ret : ret;
+ }